A multiprocessor data acquisition system has been built to replace the single processor systems at the Intense Pulsed Neutron Source (IPNS) at Argonne National Laboratory.[13 21 The multiprocessor system was needed to accomnodate the higher data rates at IPNS brought about by improvements in the source and changes in instrument configurations. This paper describes the hardware configuration of the system and the method of task sharing and conpares results to the single processor system.
Introduction

Background
The Intense Pulsed Neutron Source (IPNS) at Argonne National Laboratory began operation in May, 1981 . At that time a distributed processing data acquisition system, [3] comprised of a central VAX 11-780 linked to multiple PDP 11-34's each closely coupled to one or more Multibus based data acquisition systems, was implemented (see Figure 1 ). The benchmark performed on the various processors was a routine written in-house, which included the types of instructions used in building histograms, such as; memory to memory moves, table look-ups via indexing, logical shifts, integer addition and multiplication, and memory incrementing. Table 1 summarizes the benchmark results obtained. Figure 2 shows the Multibus hardware configuration for the multiprocessor data acquisition system. The only new components in the system are the National CPU boards. The remainder of the boards are from the old data acquisition system. The SIO/PIO boards are no longer needed since these functions are included on the National boards.
The only hardware modification necessary to the Multibus system was a change in the busing of pins on the P2 connectors on the Multibus card cage for the slots used by the National CPU boards. The old system had all pins bused across. The National CPU boards have diagnostic signals brought out on the P2 connector which would conflict with the signals from other similar boards on the same bus. Therefore these lines cannot be bused in the multiprocessor system. These lines were not used on the old processor system so modification of this busing did not preclude the use of the old Z-8001 CPU boards in the modified Multibus card cages.
The upgraded data acquisition system can be configured with one to four CPU boards depending on the data histograming rate required for each particular instrunent.
The amount of histograming memory is also variable from 128K to 7.5M bytes dependent on histogram size needed. Slave Processor When the Slave processor is first started, it too will initialize its on-board programmable devices, determine that it is a Slave by testing the appropriate configuration switch, and then wait for the start of data acquisition. When a Slave processor is executing the data acquisition program, its sole function is to calculate the histogram addresses from the data contained in the raw data area, and store these addresses in one of the two histogram address buffers. 
Performance
The single Zilog Z-8001 data acquisition system could build histograms at about a 4,000 events per second rate. This can be compared to the results shown in Table 3 for one to four National 32016's.
When running at the maximum data rate with 4 processors, the Multibus is utilized at nearly its maximum bandwidth. If more processors were added to the system, in an attempt to increase the data rate further, it would be necessary to remove some activity from the Multibus. This could be done by causing the DMA transfers to occur to each processor through the BLX expansion bus contained on each processor board. This would involve the design of a special BLX module and a redesign of the Camac interface module. This design is not foreseen at this time.
CONCLUSION
The design goal of increasing the data rates achievable in the IPNS data acquisition system from 14KHz to at least 30 KHz was achieved by replacing the 4MHz Z-8001 processor system with a multiprocessor system made up of four 10MHz NS32016 processor boards.
Using the Master-Slave method of operation described, four processor boards are the maximum that can efficiently operate on the Multibus.
The design, software conversion and additions for multiprocessor operation, and minor hardware changes, required about 8-9 man-months of effort. Only minor changes were required in the PDP system's software. Thus a factor of 8 improvement in speed was achieved with only a 10% increment in development and programming effort. The new system has now been installed and is operating reliably on all 10 IPNS instruments.
